Video
-
May 27th, 2019
10:20-11:50
A1L-A Amplifiers
-
- Five-Stage, Power Efficient, Dual Rail, 100MHz, 10dB Programmable Gain Amplifier with Down-Stepping Functions in 28nm CMOS
- Vahur Kampus, Robert Teschner, Ulrich Gaier, Thomas Linder, Gerhard Nössing, Martin Trojer
-
- Design of a 4th-Order Feed-Forward-Compensated Operational Amplifier for Multi-GHz Sampling Frequency Continuous-Time Bandpass Sigma-Delta Modulators
- Fikre Tsigabu Gebreyohannes, Marie-Minerve Louerat, Hassan Aboushady
-
- Simplified Analysis of Total Integrated Noise in Passive Switched-Capacitor and N-Path Filters
- Shanthi Pavan
-
A1L-B Phase-Locked Loops
-
- A Noise and Spur Reduction Technique for ΔΣ Fractional-N Bang-Bang PLLs with Embedded Phase Domain Filtering
- Xiaohua Huang, Kunnong Zeng, Woogeun Rhee, Zhihua Wang
-
- Application of Ring-Amplifiers for Low-Power Wide-Bandwidth Digital Subsampling ADC-PLL
- Calvin Yoji Lee, Ahmed ElShater, Praveen Kumar Venkatachala, Hang Hu, Bohui Xiao, Un-Ku Moon
-
- A Fast Lock-in Ultra Low-Voltage ADPLL Clock Generator with Adaptive Body Biasing in 22nm FDSOI Technology
- Florian Schraut, Holger Eisenreich, Sebastian Höppner, Christian Mayr
-
- A 2.5 GHz All-Digital Multiphase DLL and Phase Shifter in 65 nm CMOS Using a Scalable Phase-to-Digital Converter
- Nico Angeli, Oliver Bachmann, Klaus Hofmann
-
A1L-C Nano Devices & Circuits I
A1L-D CAS-T: Ana1
-
- From Battery Enabled to Natural Harvesting: Enzymatic BioFuel Cell Assisted Analog
- Huan Hu, Chung-Ching Lin, Subhanshu Gupta, Tanzila Islam, Alla Kostyukova, Su Ha
-
- On the Impact of the Mutual Reactance on the Radiated Power and on the Achievable
- Tobias Laas, Josef A. Nossek, Samer Bazzi, Wen Xua
-
- A Multichannel High-Frequency Power-Isolated Neural Stimulator with Crosstalk
- Dai Jiang, Andreas Demosthenous
-
- Low-Pass Filtering SC-DAC for Reduced Jitter and Slewing Requirements on CTSDMs
- Dries Vercaemer, Johan Raman, Pieter Rombouts
-
A1L-E Error Correcting Codes
-
- A Two-Staged Adaptive Successive Cancellation List Decoding for Polar Codes
- Chenyang Xia, Youzhe Fan, Chi-Ying Tsui
-
- Circuit-Size Reduction for Parallel Chien Search Using Minimal Polynomial Degree
- Naoaki Kokubun, Akira Yamaga, Hironori Uchikawa, Daiki Watanabe
-
- A New Probabilistic Gradient Descent Bit Flipping Decoder for LDPC Codes
- Hangxuan Cui, Jun Lin, Suwen Song, Zhongfeng Wang
-
- A Novel Low-Complexity Joint Coding and Decoding Algorithm for NB-LDPC Codes
- Suwen Song, Jing Tian, Jun Lin, Zhongfeng Wang
-
A1L-F Chemical & Mechanical Sensors
-
- A 72-µW 90-dB Wide-Range Potentiostatic CMOS ΔΣ Modulator with Flicker Noise
- Joan Aymerich, Michele Dei, Lluís Terés, Francisco Serra-Graells
-
- Power-Efficient Cyclic Voltammetric Electrochemical Sensing Readout Circuitry with
- Yi-Chia Chen, Shao-Yung Lu, Yu-Te Liao
-
- Mismatch Compensation in ISFET Arrays Using a Parasitic Programmable Gate
- Nicholas Miscourides, Pantelis Georgiou
-
- An Automatic MEMS Gyroscope Mode Matching Circuit Based on Noise Observation
- Maximilian Marx, Xavier Cuignet, Sebastian Nessler, Daniel De Dorigo, Yiannos Manoli
-
- An Energy Efficient System for Touch Modality Classification in Electronic Skin
- Mario Osta, Ali Ibrahim, Michele Magno, Manuel Eggimann, Antonio Pullini, Paolo Gastaldo,
-
A1L-G Aging & Reliability
-
- Aging Gracefully with Approximation
- Jongho Kim, Heesu Kim, Hussam Amrouch, Jorg Henkel, Andreas Gerstlauer, Kiyoung Choi
-
- HotAging - Impact of Power Dissipation on Hardware Degradation
- Frank Sill Torres, Alberto Garcia Ortiz, Rolf Drechsler
-
- PVT Variations Aware Robust Transistor Sizing for Power-Delay Optimal CMOS Digital
- Prateek Gupta, Shirisha Gourishetty, Harshini Mandadapu, Zia Abbasu
-
A1L-H Logic Synthesis & Verification
-
- Exact Stimuli Minimization for Simulation-Based Verification
- Sebastian Pointner, Andreas Grimmer, Robert Wille
-
- Exact Synthesis of Boolean Functions in Majority-of-Five Forms
- Zhufei Chu, Winston Haaswijk, Mathias Soeken, Yinshui Xia, Lunyao Wang, Giovanni De Micheli
-
- EA-Based Refactoring of Mapped Logic Circuits
- Jitka Kocnová, Zdeněk Vašíček
-
- Signal Selection Methods for Efficient Multi-Target Correction
- Yusuke Kimura, Amir Masoud Gharehbaghi, Masahiro Fujita
-
- An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits
- Mousam Hossain, Ashiq Sakib, Sudarshan Srinivasan, Scott Smith
-
A1L-I Invited Session on 5G & THz Circuits & Systems
-
- Signal Generation Techniques in CMOS for Millimeter-Wave and Terahertz Applications
- Cuei-Ling Hsieh, Jung-Hsun Lin, Chieh-Ying Yang, Yi-Chun Hsieh, Hong-Shen Chen, Jenny Yi-Chun Liu
-
- Effective Am-Pm Cancellation with Body Bias for 5G CMOS Power Amplifier Design in 22nm FD-SOI
- Jill Mayeda, Jerry Tsay, Donald Lie, Jerry Lopez
-
A1L-J SPECIAL SESSION: Network Science & Engineering for Complex Nonlinear Circuits & Systems I
-
- Reconstruction of Complex Dynamical Systems from Time Series Using Reservoir Computing
- Thomas Jüngling, Thomas Lymburn, Thomas Stemler, Debora Corrêa, David Walker, Michael Small
-
- Daily Rainfall Data Construction and Application to Weather Prediction
- Choujun Zhan, Fujian Wu, Zhengdong Wu, Chi Kong Tse
-
- Sequential Node/Link Recovery Strategy of Power Grids Based on Q-Learning Approach
- Yihan Zhang, Jiajing Wu, Zhenhao Chen, Yuxuan Huang, Zibin Zheng
-
- Bridging Fatty Liver Disease and Traditional Chinese Medicine: a Complex Network Approach
- Wenjing Wang, Cong Li, Jiatuo Xu, Xiang Li
-
A1L-K Modelling Dynamics & Control of Power Converters I
-
- Design and Analysis of Split-Inductor Based Buck-Boost Converters
- Mummadi Veerachary
-
- Polytopic Control of a PV-fed SEPIC DC-DC Converter
- Aleksandra Lekić, Abdelali El Aroudi, Dušan Stipanović
-
- The Impact of Parallel Programming Interfaces on the Aging of a Multicore Embedded Processor
- Angelo Nery Crestani Vieira, Paulo Silas S. de Souza, Wagner dos Santos Marques, Marcelo da Silva Conterato, Tiago Co…
-
- Event-Trigger Strategy Design and its Comparative Study for Dynamic State Estimation in Power Systems
- Lini Zheng, Zhen Chen, Wuyang Su, Sen Li, Xi Chen, Xiangdong Liu, Zhen Li
-
A1L-L Adaptive Signal Processing
-
- Partial Diffusion Affine Projection Algorithm Over Clustered Multitask Networks
- Vinay Chakravarthi Gogineni, Mrityunjoy Chakraborty
-
- A Deep Neural Network Based Kalman Filter for Time Domain Speech Enhancement
- Hongjiang Yu, Zhiheng Ouyang, Wei-Ping Zhu, Benoit Champagne, Yunyun Ji
-
- Effectiveness of the Bio-Inspired Firefly Algorithm in Adaptive Signal Processing for Nonlinear Systems
- Magni Hussain, William Jenkins
-
A1L-M Memoristors in Neuromorphic Circuits I
-
- A Binarized Neural Network Accelerator with Differential Crosspoint Memristor Array for Energy-Efficient MAC Operations
- Pi-Feng Chiu, Won Ho Choi, Wen Ma, Minghai Qin, Martin Lueker-Boden
-
- Probabilistic Neural Network with Memristive Crossbar Circuits
- Yerbol Akhmetov, Alex Pappachen James
-
- Towards the Development of Analog Neuromorphic Chip Prototype with 2.4M Integrated Memristors
- Irina Kataeva, Shigeki Ohtsuka, Hussein Nili, Hyungjin Kim, Yoshihiko Isobe, Koichi Yako, Dmitri Strukov
-
- USCA: a Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural Network
- Wenjian Liu, Jun Lin, Zhongfeng Wang
-
- Frequency Improvement of Systolic Array-Based CNNs on FPGAs
- Jiaxi Zhang, Wentai Zhang, Guojie Luo, Xuechao Wei, Yun Liang, Jason Cong
-
13:30-15:00
A2L-A Analog Processing Techniques
-
- Sinusoidal Signal Generation Through Successive Integration
- Mahmoud Ibrahim, Marvin Onabajon
-
- An Efficient Numerical Solution Technique for VLSI Interconnect Equations on Many-Core Processorss
- Gines Doménech-Asensi, Tom Kazmierski
-
- An Analogue-Domain, Switch-Capacitor-Based Arithmetic-Logic Unit
- Alexantrou Serb, Themistoklis Prodromakis
-
- Fault Tolerance in Programmable Metasurfaces: the Beam Steering Case
- Hamidreza Taghvaee, Sergi Abadal, Julius Georgiou, Albert Cabellos-Aparicio, Eduard Alarcón
-
A2L-B Power Amplifier
-
- Yield Recovery of mm-Wave Power Amplifiers Using Variable Decoupling Cells and One-Shot Statistical Calibration
- Florent Cilici, Manuel Barragan, Salvador Mir, Estelle Lauga-Larroze, Sylvain Bourdel, Gildas Leger
-
- A Two-Stage Push-Pull Power Amplifier with Electro-Thermal Effects Study in 130 nm SOI CMOS for IEEE 802.11ac Applications
- Ting Guo, Bo Chen, Kai Tang, Liheng Lou, Zhongyuan Fang, Bo Yu, Shaoqiang Zhang, Yuanjin Zheng
-
- Aging in CMOS RF Linear Power Amplifiers: Experimental Comparison and Modeling
- Xavier Aragones, Diego Mateo, Enrique Barajas, Albert Crespo-Yepes, Rosana Rodríguez, Javier Martin-Martinez, Montse..
-
A2L-C Nano Devices & Circuits II
-
- Independent-Gate P-Type TFETs Using Double Heterojunction Structures
- Shengwei Ke, Jianping Hu, Xiaoxiao Xu
-
- Spintronic Device-Structure for Low-Energy XOR Logic Using Domain Wall Motion
- Suman Deb, Anupam Chattopadhyay
-
- Improved Read Stability and Writability of Negative Capacitance FinFET SRAM Cell for Subthreshold Operation
- Zhe-An Zheng, Vita Pi-Ho Hu
-
A2L-D CAS-T: ESS1
-
- A Reconfigurable Passive RF-to-DC Converter for Wireless IoT Applications
- Ulkuhan Guler, Yaoyao Jia, Maysam Ghovanloo
-
- A Complete Analytical Solution for the on and off Dynamic Equations of a TaO Memristor
- Vasileios Ntinas, Georgios Sirakoulis, Alon Ascoli, Ronald Tetzlaff
-
- Expansion and Compression of Analog Pulses by Bandwidth Scaling of Continuous-Time Filters
- Imon Mondal, Nagendra Krishnapura
-
A2L-F Multimedia Content Analysis & Processing with Deep Neural Networks
-
- Scene Retrieval from Multiple Resolution Generated Images Based on Text-to-Image GAN
- Rintaro Yanagi, Ren Togo, Takahiro Ogawa, Miki Haseyama
-
- Modern Architecture Style Transfer for Ruin or Old Buildings
- Kuan-Hsien Liu, Tsung-Jung Liu, Chia-Ching Wang, Hsin-Hua Liu, Soo-Chang Pei
-
- Semi-Siamese Network for Content-Based Video Relevance Prediction
- Zongxian Li, Sheng Li, Lantian Xue, Yonghong Tian
-
- Convolutional Neural Network Accelerator with Vector Quantization
- Heng Lee, Yi-Heng Wu, Yu-Sheng Lin, Shao-Yi Chien
-
A2L-G Datapath & Arithmetic Circuits & Systems I
-
- A Novel Framework for Procedural Construction of Parallel Prefix Adders
- Mineo Kaneko
-
- A Parallel Radix-2k FFT Processor Using Single-Port Merged-Bank Memory
- Jian Wang, Xianbin Li, Guangteng Fan, Zhouhui Tuo
-
- Analysis and Design of Approximate Inner-Product Architectures Based on Distributed Arithmetic
- Dwaipayan Ray, Nithin George, Pramod Meher
-
A2L-H SPECIAL SESSION: Circuits/Systems & ICT for Safe & Secure Life
-
- Establishment of Technology for Constructing Sensor Networks to Support Safe and Secure Areas in Collaboration with the Local Government
- Yasushi Fuwa, Masato Futagawa, Mitsuru Komatsu
-
- Highway Facilities on the Joban Expressway to Contribute to the Reconstruction of the Tohoku Region
- Kazuya Takano, Keiko Kirihara, Kenichi Kawaguchi, Tomonori Usui
-
- Safety Measures Against Snow and Ice for Safe and Secure Expressways
- Takahiro Abe, Shota Iwasawa, Tomoya Murakami, Kazuaki Ito, Usui Tomonori
-
- Modeling of Transmission Rate Based on Experimental Evaluation on Multi-Rate Wireless LAN for Safe and Secure Life
- Hiroyasu Obata, Chisa Takano, Kenji Ishida
-
A2L-I Biomedical Signal Processing Circuits & Systems I
-
- Low-Cost Photoacoustic Tomography System Based on Multi-Channel Delay-Line Module
- Daohuai Jiang, Hengrong Lan, Hongtao Zhong, Yongjian Zhao, Haoyan Li, Fei Gao
-
- A Thin Composite Emission Filter and Fiber Coupled Laser Excitation for Implantable Fluorescence Imager Application
- Erus Rustami, Kiyotaka Sasagawa, Yasumi Ohta, Makito Haruta, Toshihiko Noda, Takashi Tokuda, Jun Ohta
-
- Motion Artefact Removal Using Single Beat Classification of Photoplethysmographic Signals
- Longjie Li, Saman Abeysekera
-
- Fingertip Laser Diode System Enables Both Time-Domain and Frequency-Domain Photoacoustic Imaging
- Hongtao Zhong, Tingyang Duan, Jiayao Zhang, Daohuai Jiang, Hengrong Lan, Fei Gao
-
- An Adaptive Shuttering Scheme for Speed-Artifact-Free Swipe Fingerprint Sensor
- Sangwoo Kim, Gunhee Han
-
A2L-J Dynamical Systems & Complex Networks Analysis
-
- An Approach to Bridging the Gap Between Discrete-Time and Continuous-Time Coupled Systems
- Pham Anh Chuong Tran, Tadashi Tsubone
-
- An Alternative Approach to Bode's Noise Theorem
- Shanthi Pavan
-
- Path-Based Statistical Static Timing Analysis for Large Integrated Circuits in a Weak Correlation Approximation
- Dmytro Mishagli, Eugene Koskin, Elena Blokhina
-
- Distributing Electric Vehicles to the Right Charging Queues
- Xiaowen Bi, K. S. Wallace Tang, Zeyu Han, Jianfeng Zhou
-
A2L-L Invited Session on Circuits & Systems for Autonomous Driving & Vehicle Active Safety I
-
- Continuous Pedestrian Orientation Estimation Using Human Keypoints
- Dameng Yu, Hui Xiong, Qing Xu, Jianqiang Wang, Keqiang Li
-
- Car-Following Behavior of Coach Bus Based on Naturalistic Driving Experiments in Urban Roads
- Zuo Wang, Xiaolong Ma, Jianbei Liu, Du Chigan, Guotu Liu, Chaojie Zhao
-
- System Design and Function Verification of an Extensible Autonomous Driving Platform
- Chaoyi Chen, Jian Pan, Xueyang Chang, Qing Xu, Jianqiang Wang
-
A2L-M Memoristors in Neuromorphic Circuits II
-
- Generalized Bell-Shaped Membership Function Generation Circuit for Memristive Neural Networks
- Anuar Dorzhigulov, Alex Pappachen James
-
- Preliminary Results Towards Reinforcement Learning with Mixed-Signal Memristive Neuromorphic Circuits
- Nan Wu, Adrien Vincent, Dmitri Strukov
-
- Memristive Non-Idealities: Is There Any Practical Implications for Designing Neural Network Chips?
- Olga Krestinskaya, Aidana Irmanova, Alex Pappachen James
-
- Analysis of Circuit Aging on Accuracy Degradation of Deep Neural Network Accelerator
- Wenye Liu, Chip Hong Chang
-
- An MRAM-Based Deep in-Memory Architecture for Deep Neural Networks
- Ameya Patil, Haocheng Hua, Sujan Gonugondla, Mingu Kang, Naresh Shanbhag
-
15:20-17:10
A4L-A DAC Designs
-
- A Compact Low-Voltage Segmented D/A Converter with Adjustable Gamma Coefficient for AMOLED Displays
- Xinxin Huo, Wenlong Bai, Hing-Mo Lam, Congwei Liao, Min Zhang, Shengdong Zhang, Hailong Jiao
-
- Switched State-Space Model for High Speed Current-Steering Digital-to-Analog Converter
- Patrick Valet, Dario Giotta, Stefan Trampitsch, Andrea Tonello
-
- Study of DAC Architectures for Integrated Laser Driver Systems
- Nicola Lupo, Francesco Ravelli, Michele Bartolini, Paolo Pulici, Maurizio Nessi, Franco Maloberti, Edoardo Bonizzoni
-
- Effective Filtering of Requantization Error in Dual Quantized CTDSM Using FIR DAC
- Ankesh Jain, Ahmed Abdelaal, Maurits Ortmanns
-
A4L-B Receiver Designs
-
- Linearity and NF Tradeoff in Input-Matched N-Path Mixer-First Receivers with Shunt-Feedback TIAs
- Prateek Kumar Sharma, Nagarjuna Nallam
-
- A 20 Gb/s 3.8 pJ/Bit 1:4 Demux in 45-nm CMOS
- Sami Ur Rehman, Mohammad Khafaji, Vincent Rieẞ, Ali Ferchichi, Florian Protze, Corrado Carta, Frank Ellinger
-
- A High-Resolution Digital Phase Interpolator Based CDR with a Half-Rate Hybrid Phase Detector
- Arun Goyal, Souvik Ghosh, Sandeep Goyal, Pallavi Paliwal, Shalabh Gupta
-
A4L-C SPECIAL SESSION: Millimeter-Wave Integrated Circuits Design in CMOS & SiGe Technologies
-
- A G-Band Wideband Bidirectional Transceiver Front-End in 40 nm CMOS
- Yibo Liu, Taikun Ma, Luhong Mao, Baoyong Chi
-
- A Miniaturized 0.13-µm BiCMOS Reflective-Type Phase Shifter for K-Band Phased Arrarys (Invited)
- Tom Huang, Luxsumi Jeevananthan, Stanley Ituah, Guoyan Chen, Mohammad-Reza Nezhad-Ahmadi, Safieddin Safavi-Naeini
-
- Analysis and Application of Dual Series Resonances for Low Phase Noise K-Band VCO Design in 0.18-µm CMOS Technology
- Nusrat Jahan, Chen Baichuan, Adel Barakat, Ramesh Pokharel
-
- A High Conversion Gain Wideband Mixer Design for UWB Applications
- Tao He, Khalil Yousef, Jing Jin, Guoxing Wang
-
- A Wideband Sliding Correlator-Based Channel Sounder with Synchronization in 65 nm CMOS
- Ting Wu, Theodore Rappaport, Michael Knox, Davood Shahrjerdi
-
A4L-D CAS-T: VLSI1
-
- A 9-Bit 10-MHz 28-uW SAR ADC Using Tapered Bit Periods and a Partially Interdigitated DAC
- Devon Janke, Andrew Monk, Eric Swindlehurst, Shiuh-Hua Wood Chiang, Kent Layton
-
- Design of Sparse FIR Filters with Reduced Effective Length
- Wangqian Chen, Mo Huang, Xin Lou
-
- Bit-Line-Oriented Bias Scheme and Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM
- Yu Lei, Houpeng Chen, Xiaoyun Li, Zhitang Song, Xi Li, Qian Wang, Jie Miao
-
A4L-F Hardware & Systems for Visual Signal Processing
-
- Real-Time Highly Accurate Dense Depth on a Power Budget Using an FPGA-CPU Hybrid SoC
- Oscar Rahnama, Tommaso Cavallari, Stuart Golodetz, Alessio Tonioni, Tom Joy, Luigi Di Stefano, Simon Walker, Philip T…
-
- A Special-Purpose Processor for FFT-Based Digital Refocusing Using 4-D Light Field Data
- Man-Rong Chen, Hao-Wei Liu, Yi-Hsien Lin, Yi-Chang Lu
-
- High Throughput Hardware Design for AV1 Paeth and Smooth Intra Modes
- Marcel Corrêa, Bianca Waskow, Bruno Zatt, Daniel Palomino, Guilherme Corrêa, Luciano Agostini
-
- A 32-Pixel IDCT-Adapted HEVC Intra Prediction VLSI Architecture
- Genwei Tang, Minge Jing, Xiaoyang Zeng, Yibo Fan
-
- An MMT Module for 4K/120fps Temporally Scalable Video
- Yasuhiro Mochida, Takayuki Nakachi, Takahiro Yamaguchi, Takayuki Onishi, Ken Nakamura
-
A4L-G Datapath & Arithmetic Circuits & Systems II
-
- High Throughput/Gate FN-Based Hardware Architectures for AES-OTR
- Rei Ueno, Naofumi Homma, Tomonori Iida, Kazuhiko Minematsu
-
- Halide and Genesis for Generating Domain-Specific Architecture of Guided Image Filtering
- Akari Ishikawa, Norishige Fukushima, Akira Maruoka, Takuro Iizuka
-
- An Efficient Direct Memory Access (DMA) Controller for Scientific Computing Accelerators
- Sheng Ma, Libo Huang, Yuanwu Lei, Yang Guo, Zhiying Wang
-
A4L-H SPECIAL SESSION: Emerging Devices & Circuits for Neuromorphic Systems
-
- Stochastic Learning with Back Propagation
- Guhyun Kim, Cheol Seong Hwang, Doo Seok Jeong
-
- LAS-NCS: a Laser-Assisted Spintronic Neuromorphic Computing System
- Hooman Farkhani, Ioan Lucian Prejbeanu, Farshad Moradi
-
- A CMOS Analog Front-End for Tunnelling Magnetoresistive Spintronic Sensing Systems
- Siming Zuo, Hua Fan, Kianoush Nazarpour, Hadi Heidari
-
- Stochastic Computing for Low-Power and High-Speed Deep Learning on FPGA
- Corey Lammie, Mostafa Rahimi Azghadi
-
- Optimized Implementation of Neuromorphic HATS Algorithm on FPGA
- Khushal Sethi, Manan Suri
-
A4L-I Biomedical Signal Processing Circuits & Systems II
-
- An Evaluation Study of Various Excitation Signals for Electrical Impedance Spectroscopy
- Mahdi Rajabzadeh, Jonathan Ungethuem, Holger Mandry, Carolin Schilpp, Oliver Wittekindt, Maurits Ortmanns
-
- Semi-Supervised Learning Based on Tri-Training for Gastritis Classification Using Gastric X-Ray Images
- Zongyao Li, Ren Togo, Takahiro Ogawa, Miki Haseyama
-
- A Low-Power SiPM Readout Front-End with Fast Pulse Generation and Successive-Approximation Register ADC in 0.18 µm CMOS
- Yuxuan Tang, Qingjun Fan, Yulang Feng, Hao Deng, Runxi Zhang, Jinghong Chen
-
- A Resource-Optimized VLSI Architecture for Patient-Specific Seizure Detection Using Frontal-Lobe EEG
- Tianyu Zhan, Sam Guraya, Hossein Kassiri
-
A4L-J Energy-Aware Nonlinear Circuits & Systems
-
- A Design-Oriented Characterization Framework for Decentralized, Distributed, Autonomous Systems: the Nano-Satellite Swarm Case
- Carles Araguz, Marc Closa, Elisenda Bou-Balust, Eduard Alarcón
-
- Semi-Flocking-Controlled Mobile Sensor Networks for Tracking Targets with Different Priorities
- Wanmai Yuan, Nuwan Ganganath, Chi-Tsun Cheng, Shahrokh Valaee, Guo Qing, Francis C.M. Lau, Herbert Ho-Ching Iu
-
- Tuning a Resonant DC/DC Converter on the Second Harmonic for Improving Performance: a Case Study
- Fabio Pareschi, Raul Blecic, Mauro Mangia, Adrian Baric, Riccardo Rovatti, Gianluca Setti
-
- Nonlinear Analysis of a DC-DC Boost Converter Working As a Maximum Power Point Tracker Using Analog-Mixed-Signal Circuit
- Federico Bizzarri, Angelo Brambilla, Abdelali El Aroudi
-
- Injection Locked Oscillators with Current Reuse
- Mafalda Benido, Taimur Rabuske, Jorge Fernandes
-
A4L-K Other Areas in Power & Energy & Circuits & Systems
-
- Prediction of Electromagnetic Interference Noise in SiC MOSFET Module
- Chuang Bi, Ruobing Lu, Hui Li
-
- Derivation of Complete Family of Multi-Output Configurations Including Voltage-Source-Mode and Current-Source-Mode Converters
- Xiaolu Lucia Li, Chi Kong Tse
-
- Power Transfer System Combining Wireless Resonators and Wired Three-Coil Repeater
- Motoki Ishizaki, Atsushi Kurokawa
-
- A Simultaneous Power and Downlink Data Transfer System with Pulse Phase Modulation
- Kan Peng, Xian Tang, Songping Mai, Zhihua Wang
-
- Effects of Intermediate Coil Position in a Triple-Coil Series-Series Compensation in Wireless Power Transfer
- Nattapong Hatchavanich, Anawach Sangswang, Mongkol Konghirun
-
- Forecasting of Ramp-Up of Spatial Average Irradiance by Formulation of Cloudy to Fine State Transition
- Takeyoshi Kato, Masaki Imanaka, Muneaki Kurimoto, Shigeyuki Sugimoto
-
A4L-L Digital Filters & Filter Banks I
-
- Robust Digital Filters Part 1 - Minimax FIR Filters
- Wu-Sheng Lu, Takao Hinamoto
-
- Digital Correction of Time Interleaved DAC Mismatches
- Karen Hovakimyan, Pirooz Hojabri, Gregory Martin, Patrick Satarzadeh
-
- Stable ARMA Graph Filter Design via Partial Second-Order Factorization
- Aimin Jiang, Beilu Ni, Jiaan Wan, Hon Keung Kwan
-
- FFT-Based Multirate Signal Processing for Low Complexity 18-Band Quasi-ANSI S1.11 1/3-Octave Filter Bank
- Chih-Wei Liu, Chia-Kai Chan, Po-Hsiang Cheng, Hsin-Yuan Lin
-
A4L-M Deep Learning Systems I
-
- DT-CNN: Dilated and Transposed Convolution Neural Network Accelerator for Real-Time Image Segmentation on Mobile Devices
- Wu-Sheng Lu, Takao Hinamoto
-
- Fast Imaging in the Dark by Using Convolutional Network
- Mian Jhong Chiu, Guo-Zhen Wang, Jen-Hui Chuang
-
- Data Driven Regularization for Convolutional Neural Networks on Image Classification
- Yihao Chen, Hanli Wang, Qinyu Li, Deshuang Huang
-
- Road Segmentation Using CNN and Distributed LSTM
- Yecheng Lyu, Lin Bai, Xinming Huang
-
-
May 28th, 2019
09:50-11:20
B1L-A Filters
-
- Complex Cascade Digital Filters
- Kenneth Martin
-
- Design of Active Inductors for Minimizing Output Noise of LC-Simulation Type Filters
- Shigetaka Takagi, Hiroki Sato
-
- Noise Immune, Low-Skew, Pulse Width Retainable Analog Glitch-Filter
- Jhankar Malakar, Devraj Rajagopal, Srikanth Srinivasan, Gayatri Hegde
-
- Effect of Circuit Non-Idealities on Active on-Chip Delay Lines
- Imon Mondal
-
- Bulk Linearization Techniques
- Alfredo Arnaud, Rafael Puyol, Denisse Hardy, Matías Miguez, Joel Gak
-
B1L-B Reference Circuits
-
- Pico-Ampere Voltage References for IoT Systems
- Huachao Xu, Yao Chen, Chao Lu, Jinlong Hu, Guofeng Li
-
- Untrimmed CMOS Nano-Ampere Current Reference with Curvature-
- Ahmed Reda Mohamed, Mingyi Chen, Guoxing Wang
-
- A Family of Compact Trim-Free CMOS Nano-Ampere Current
- Joan Santamaria, Nestor Cuevas, Luis Rueda G., Javier Ardila, Elkim Roa
-
- A Resistorless Low-Power Voltage Reference with Novel Curvature-Compensation Technique
- Zekun Zhou, Hongming Yu, Junlin Qian, Yue Shi, Bo Zhang
-
B1L-C Resistive & Non-Volatile Memory
-
- Switching Event Detection and Self-Termination Programming Circuit for Energy Efficient ReRAM Memory Arrays
- Mouhamad Alayan, Eloi Muhr, Alexandre Levisse, Marc Bocquet, Mathieu Moreau, Etienne Nowak, Gabriel Molas, Elisa Vian…
-
- Energy-Efficient Nonvolatile SRAM Design Based on Resistive Switching Multi-Level Cells
- Jiawei Gu, Yanan Sun, Weifeng He, Naifeng Jing, Li Jiang, Weikang Qian, Zhigang Mao
-
- Demystifying Emerging Nonvolatile Memory Technologies: Understanding Advantages, Challenges, Trends, and Novel Applications
- Rodrigue Rizk, Dominick Rizk, Ashok Kumar, Magdy Bayoumi
-
- Design Space Exploration of Ovonic Threshold Switch (OTS) for Sub-Threshold Read Operation in Cross-Point Memory Arrays
- Jiyong Woo, Shimeng Yu
-
B1L-D CAS-T: AIB1
-
- A Pulse Frequency Modulation VCO-ADC in 40 nm
- Eric Gutierrez, Carlos Perez, Luis Hernandez, Fernando Cardes, Violeta Petrescu, Sergio Walter, Ulrich Gaier
-
- Degradation of Alias Rejection in Continuous-Time Delta-Sigma Modulators by Weak Loop-Filter Nonlinearities
- Saravana Manivannan, Shanthi Pavan
-
- Learning in Memristive Neural Network Architectures Using Analog Backpropagation Circuits
- Olga Krestinskaya, Khaled Nabil Salama, Alex Pappachen James
-
- A Fully Flexible Circuit Implementation of Clique-Based Neural Networks in 65-nm CMOS
- Benoit Larras, Paul Chollet, Cyril Lahuec, Fabrice Seguin, Matthieu Arzel
-
- Exploiting Machine Learning Against on-Chip Power Analysis Attacks: Tradeoffs and Design Considerations
- Farid Kenarangi, Inna Partin-Vaisband
-
B1L-E Hardware Security & Communication Circuits
-
- Hardware Obfuscation of AES Through Finite Field Construction Variation
- Xinmiao Zhang, Phillip Shvartsman, Jingbo Zhou, Eslam Tawfik
-
- Efficient Comparison and Swap on Fully Homomorphic Encrypted Data
- Jyun-Neng Ji, Ming-Der Shieh
-
- A Cyclic Prefix Assisted Spectrum Sensing Method for Aeronautical Communication Systems
- Libin Koodathumkal Mathew, A. Prasad Vinod, A. S. Madhukumar
-
- A High-Speed Low-Cost Millimeter Wave System with Dual Pulse Shaping Transmission and Symbol Rate Equalization Techniques
- Hao Zhang, Xiaojing Huang, Jian A. Zhang, Y.Jay Guo, Ruiliang Song, Chunting Wang, Wei Wu, Xiaofan Xu, Zhou Lu
-
- Towards Ultra-Low-Power Realization of Analog Joint Source-Channel Coding Using MOSFETs
- Vidyasagar Sadhu, Sanjana Devaraj, Dario Pompili
-
B1L-F Image Sensors
-
- Temperature Sensors Incorporated Into a CMOS Image Sensor with Column Zoom ADCs
- Shuang Xie, Xiaoliang Ge, Albert Theuwissen
-
- ToF Estimation Based on Compressed Real-Time Histogram Builder for SPAD Image Sensors
- Ion Vornicu, Angela Darie, Ricardo Carmona-Galán, Ángel Rodríguez-Vázquez
-
- A CMOS Image Sensor with Improved Readout Speed Using Column SAR ADC with Digital Error Correction
- Shuang Xie, Albert Theuwissen
-
- A Compact 4-Decade Dynamic Range Readout Module for Gamma Spectroscopy and Imaging
- Giovanni Montagnani, Luca Buonanno, Davide Di Vita, Carlo Fiorini, Marco Carminati
-
- An Analog-to-Information VGA Image Sensor Architecture for Support Vector Machine on Compressive Measurements
- Wissam Benjilali, William Guicquero, Laurent Jacques, Gilles Sicard
-
B1L-G Digital Circuits & Systems
-
- Static Error Analysis and Optimization of Faithfully Truncated Adders for Area-Power Efficient FIR Designs
- Jinghao Ye, Nozomu Togawa, Masao Yanagisawa, Youhua Shi
-
- Effect of Finite Word-Length on SQNR, Area and Power for Real-Valued Serial FFT
- Nanda Unnikrishnan, Mario Garrido, Keshab Parhi
-
- A Robust, Real-Time and Calibration-Free Lane Departure Warning System
- Islam Gamal, Abdulrahman Badawy, Awab Al-Habal, Mohammed Adawy, Keroles Khalil, Magdy El-Moursy, Ahmed Khattab
-
- Wake-Up Oscillators with pW Power Consumption in Dynamic Leakage Suppression Logic
- Orazio Aiello, Paolo Crovetti, Massimo Alioto
-
- Analysis of Timing Error Due to Supply and Substrate Noise in an Inverter Based High-Speed Comparator
- Vijender Kumar Sharma, Dinesh Kumar Balasubramanian, Muhammed Suhail Illikkal, Jai Narayan Tripathi, Navneet Gupta, H…
-
B1L-H Memory Circuits & Architectures
-
- A 10T SRAM Cell with Enhanced Read Sensing Margin and Weak NMOS Keeper for Large Signal Sensing to Improve VDDMIN
- M Sultan M Siddiqui, Sudhir Kumar Sharma, Saurabh Porwal, Khatik Bhagvan Pannalal, Sudhir Kumar
-
- Data-Retention-Time Characterization of Gain-Cell eDRAMs Across the Design and Variations Space
- Ester Vicario Bravo, Andrea Bonetti, Andreas Burg
-
B1L-I Biomedical Signal Processing Circuits & Systems III
-
- Automated Detection of Diabetic Retinopathy Using a Binocular Siamese-Like Convolutional Network
- Xianglong Zeng, Haiquan Chen, Yuan Luo, Wenbin Ye
-
- ECG Authentication Neural Network Hardware Design with Collective Optimization of Low Precision and Structured Compression
- Sai Kiran Cherupally, Gaurav Srivastava, Shihui Yin, Deepak Kadetotad, Chisung Bae, Sang Joon Kim, Jae-Sun Seo
-
- Classification of Non-Tumorous Facial Pigmentation Disorders Using Deep Learning and SMOTE
- Ruihan Gao, Jiawei Peng, Long Nguyen, Yunfeng Liang, Steven Thng, Zhiping Lin
-
B1L-J SPECIAL SESSION: Reliability of Complex & Nonlinear Networked Systems: Analysis, Design & Control I
-
- Enhancing Robustness of Power Grids Using a Complex Network Approach
- Dong Liu, Xi Zhang, Chi Kong Tse
-
- Synchronization in Ladder-Coupled Chaotic Circuits Including Ring Structures
- Katsuya Nakabai, Yoko Uwate, Yoshifumi Nishio
-
- Robustness of Power Grids Based on a Probability Model of Node Failures
- Jiang Jiang, Haicheng Tu, Yongxiang Xia, Xiang Zhou, Xi Chen
-
- Robustness Analysis of Power Grids Against Cascading Failures Based on a Multi-Objective Algorithm
- Junyuan Fang, Xi Zhang, Jiajing Wu, Zibin Zheng
-
- Analysis of Coexistence Phenomena in Piecewise-Constant Oscillators Coupled by Hysteresis Elements
- Hikaru Kobayashi, Tadashi Tsubone
-
B1L-K Power Converters I
-
- Operational Region of Novel Multi-Coil Series-Series Compensation in Wireless Power Transfer System for Electric Vehicle Applications
- Nattapong Hatchavanich, Anawach Sangswang, Mongkol Konghirun
-
- An Input Power-Aware Efficiency Tracking Technique for Energy Harvesters in IoT
- Sanad Kawar, Shoba Krishnan, Khaldoon Abugharbieh
-
B1L-L Digital Filters & Filter Banks II
-
- Design of Pipelined IIR Filters Using Two-Stage Frequency-Response Masking Technique
- Qinglai Liu, Yong Ching Lim, Zhiping Lin
-
- Adjustable Filter Bank Design for Hearing Aids System
- Tong Ma, Changpeng Shen, Ying Wei
-
- l2-Sensitivity Analysis and Minimization for Generalized Direct-Form II Realization of 2-D Separable-Denominator Digital Filters
- Takao Hinamoto, Akimitsu Doi, Wu-Sheng Lu
-
- SRSubBandNet: a New Deep Learning Scheme for Single Image Super Resolution Based on Subband Reconstruction
- Alireza Esmaeilzehi, M. Omair Ahmad, M.N.S. Swamy
-
B1L-M Deep Learning Systems II
-
- Training Modern Deep Neural Networks for Memory-Fault Robustness
- Ghouthi Boukli Hacene, Francois Leduc-Primeau, Amal Ben Soussia, Vincent Gripon, Francois Gagnon
-
- An Application-Specific VLIW Processor with Vector Instruction Set for CNN Acceleration
- Andreas Bytyn, Rainer Leupers, Gerd Ascheid
-
- Sound Classification Using Summary Statistics and N-Path Filtering
- Daniel Villamizar, Daniele Battaglino, Dante Gabriel Muratore, Reza Hoshyar, Boris Murmann
-
- Real-Time Speech Recognition for IoT Purpose Using a Delta Recurrent Neural Network Accelerator
- Chang Gao, Stefan Braun, Ilya Kiselev, Jithendar Anumula, Tobi Delbruck, Shih-Chii Liu
-
13:00-14:30
B4L-A Flash ADC
-
- A 6-Bit, 29.56 fJ/Conv-Step, Voltage Scalable Flash-SAR Hybrid ADC in 28 nm CMOS
- Dinesh Kumar Balasubramanian, Navneet Gupta, Hitesh Shrimali
-
- A Single-Channel 18.5 GS/s 5-Bit Flash ADC Using a Body-Biased Comparator Architecture in 22nm FD-SOI
- Nima Lotfi, Pedro Lehmann Ibáñez, Marcel Runge, Friedel Gerfers
-
- Comparator Design and Calibration for Flash ADCs Within Two-Step ADC Architectures
- Marina Zlochisti, Seyed Alireza Zahrai, Nicolas Le Dortz, Marvin Onabajo
-
- A 40MS/s 12-Bit Zero-Crossing Based SAR-Assisted Two-Stage Pipelined ADC with Adaptive Level Shifting
- Yung-Te Chang, Min-Rui Wu, Chih-Cheng Hsieh
-
B4L-B Regulators
-
- A Wideband High PSRR Capacitor-Less LDO with Adaptive DC Level Shift and Bulk-Driven Feed-Forward Techniques in 28nm CMOS
- Wei Wang, Baoyong Chi
-
- 93.8% Current Efficiency and 0.672 Ns Transient Response Reconfigurable LDO for Wireless Sensor Network Systems
- Surin Gweon, Jaehyuk Lee, Kwantae Kim, Hoi-Jun Yoo
-
- A Highly Scalable, Time-Based Capless Low-Dropout Regulator Using Master-Slave Domino Control
- Abirmoya Santra, Angelo De Carmine, Guttha Venkata Sesha Rao, Qadeer Ahmad Khan
-
- A 200-pA Under-Voltage Lockout Circuit for Ultra-Low Power Applications
- Shouribrata Chatterjee, Gajendranath Chowdary
-
- An Advanced Bootstrap Circuit for High Frequency, High Area-Efficiency and Low EMI Buck Converter
- Xin Ming, Ziwei Fan, Yangli Xin, Xuan Zhang, Feng Shi, Shuo Pan, Jie Zhang, Zhuo Wang, Bo Zhang
-
B4L-C SPECIAL SESSION: Novel Data Sensing, Storage, and Computing Paradigms within a Common Medium I
-
- Mem-Computing CNNs with Bistable-Like Memristors
- Yiannis Messaris, Alon Ascoli, Georg Meinhardt, Ronald Tetzlaff, Leon Chua
-
- Edge of Chaos in Nanoscale Memristor CNN
- Angela Slavova, Ronald Tetzlaff, Zoya Zafirova
-
- State Equations of Memristor Circuits with Nonlinear Lossless Elements in the Flux–Charge Domain
- Mauro Di Marco, Mauro Forti, Fernando Corinto, Marco Gilli
-
- Memristive Device Based Circuits for Computation-in-Memory Architectures
- Muath Abu Lebdeh, Uljana Reinsalu, Hoang Anh Du Nguyen, Stephan Wong, Said Hamdioui
-
B4L-D CAS-T: Ana2
-
- On the Signal Filtering Property of CT Incremental Sigma-Delta ADCs
- Johannes Wagner, Patrick Vogelmann, Maurits Ortmanns
-
- A 21-GS/s Single-Bit Second-Order ∆Σ Modulator for FPGAs
- Haolin Li, Laurens Breyne, Joris Van Kerrebrouck, Michiel Verplaetse, Chai-Yi Wu, Piet Demeester, Guy Torfs
-
- All-Digital Transmitter Architecture Based on Two-Path Parallel 1-Bit High Pass Filtering DACs
- Fikre Tsigabu Gebreyohannes, Antoine Frappe, Philippe Cathelin, Andreia Cathelin, Andreas Kaiser
-
- A Mixed-Signal Technique for TX-Induced Modulated Spur Cancellation in LTE-CA Receivers
- Ahmed Elmaghraby, Ram Kanumalli, Werner Schelmbauer, Andreas Mayer, Stefan Herzinger, Daniel Schwartz, Mario Huemer, …
-
B4L-E SPECIAL SESSION: Theory, Implementation and Applications on Biomimetic Neuromorphic Systems
-
- An Ultra-Low Power Sigma-Delta Neuron Circuit
- Manu V Nair, Giacomo Indiveri
-
- Implementation of Synapses with Hodgkin Huxley Neurons on the FPAA
- Aishwarya Natarajan, Jennifer Hasler
-
- Biomimetic Spiking Neural Network (SNN) Systems for 'in Vitro' Cells Stimulation
- Farad Khoyratee, Stephany Mai Nishikawa, Luo Zhongyue, Soo Hyeon Kim, Sylvain Saïghi, Teruo Fujii, Yoshiho Ikeuchi, …
-
B4L-F Education in Circuits & Systems
-
- Innovations of Microcontroller Unit Based on Experiment
- Hua Fan, Yang Liu, Guoqin Yin, Quanyuan Feng, Yi Niu, Hongrui Che, Xuanhong Zeng, Qian Shen, Xiuhua Xie, Xiang He, We…
-
- Development of an Integrated Laboratory Course Sequence on Biomedical Instrumentation and Signal Processing
- Astri Handayani, Agung Setiawan, Widyawardana Adiprawita
-
- ICT-Based Didactic Strategies to Build Knowledge Models in Electronics in Higher Education
- Carlos Sánchez-Azqueta, Santiago Celma, Concepción Aldea, Cecilia Gimeno, Esther Cascarosa
-
- Universal Portable SDE Platform for Teaching the Theory and Practice of ICT Systems
- Geza Kolumbán, Tamas Krébesz
-
B4L-G Emerging Memory Circuits & Architectures
-
- Design of Energy Efficient SRAM Cell Based on Double Gate Schottky-Barrier-Type GNRFET with Minimum Dimer Lines
- Mahmood Uddin Mohammed, Masud H Chowdhury
-
- Logic Circuit and Memory Design for in-Memory Computing Applications Using Bipolar RRAMs
- Zongxian Yang, Lan Wei
-
- A Radiation Hard Sense Circuit for Spin Transfer Torque Random Access Memory
- Saba Mohammadi, Masoomeh Jasemi, Seyed Mohammadjavad Seyed Talebi, Nader Bagherzadeh, Michael Green
-
B4L-H Machine Learning in Hardware Security
-
- PUFNet: a Deep Neural Network Based Modeling Attack for Physically Unclonable Function
- Hiromitsu Awano, Tomoki Iizuka, Makoto Ikeda
-
- Ensemble-Learning-Based Hardware Trojans Detection Method by Detecting the Trigger Nets
- Yuze Wang, Tao Han, Xiaoxia Han, Peng Liu
-
- A Machine Learning Resistant Strong PUF Using Subthreshold Voltage Divider Array in 65nm CMOS
- Abilash Venkatesh, Arindam Sanyal
-
- Hardware Trojan Design on Neural Networks
- Joseph Clements, Yingjie Lao
-
B4L-I Biomedical Circuits & Systems I
-
- A Power-Efficient Current Generator with Common Mode Signal Autozero Feedback for Bioimpedance Measurement Applications
- Yu Wu, Dai Jiang, Peter Langlois, Richard Bayford, Andreas Demosthenous
-
- An Intelligent Stethoscope with ECG and Heart Sound Synchronous Display
- Yu-Jin Lin, Chen-Wei Chuang, Chun-Yueh Yen, Sheng-Hsin Huang, Peng-Wei Huang, Ju-Yi Chen, Shuenn-Yuh Lee
-
- Switch-Less Frequency-Domain Multiplexing of GFET Sensors and Low-Power CMOS Frontend for 1024-Channel µECoG
- Jose Cisneros-Fernández, Michele Dei, Lluís Terés, Francisco Serra-Graells
-
B4L-K SPECIAL SESSION: Enhanced Design of Power Converters with Non-Linear Power Components I
-
- Method of Equivalent Currents for the Calculation of Magnetic Fields in Inductors and Magnets with Application to Electronics
- Andrii Sokolov, Michael Peter Kennedy, Elena Blokhina
-
- Neural Models of Ferrite Inductors Non-Linear Behavior
- Pietro Burrascano, Giulia Di Capua, Stefano Laureti, Marco Ricci
-
- A Nonlinear Inductance Model Able to Reproduce Thermal Transient in SMPS Simulations
- Federico Bizzarri, Matteo Lodi, Alberto Oliveri, Angelo Brambilla, Marco Storace
-
B4L-L Invited Session on Integrated Front-End Circuits for 5G & Beyond
-
- A 12-Bit 30MS/s SAR ADC with VCO-Based Comparator and Split-and-Recombination Redundancy for Bypass Logic
- Sheng Chang, Xiong Zhou, Zhaoming Ding, Qiang Li
-
- The Design of a 28GHz Mixer-Embedded Frequency Shifting PLL in 65nm CMOS with Low in-Band Phase Noise
- Xinlin Geng, Qian Xie, Yibo Tian, Yu Duan, Zheng Wang
-
- A Loss-Compensated 5-Bit Ka-Band Digital Phase Shifter with Low RMS Phase/Gain Error Over Wide Temperature Ranges
- Ruoman Yang, Chao Liu, Xiangyu Zhao, Sheng Chang, Xiong Zhou, Qiang Li
-
B4L-M Deep Learning Systems III
-
- Analog Deep Neural Network Based on NOR Flash Computing Array for High Speed/Energy Efficiency Computation
- Yachen Xiang, Peng Huang, Zheng Zhou, Runze Han, Yuning Jiang, Qingming Shu, Zhiqiang Su, Yongbo Liu, Xiaoyan Liu, Ji…
-
- Incremental Learning Meets Reduced Precision Networks
- Yuhuang Hu, Tobi Delbruck, Shih-Chii Liu
-
- Smilodon: an Efficient Accelerator for Low Bit-Width CNNs with Task Partitioning
- Qinyu Chen, Yuxiang Fu, Kaifeng Cheng, Wenqing Song, Zhonghai Lu, Li Li, Chuan Zhang
-
- Exploring Hierarchical Machine Learning for Hardware-Limited Multi-Class Inference on Compressed Measurements
- Wissam Benjilali, William Guicquero, Laurent Jacques, Gilles Sicard
-
14:50-16:40
B5L-A High-Speed ADC
-
- A 10-Bit 1-GS/s 2x-Interleaved Timing-Skew Calibration Free SAR ADC
- Huan-Jui Hu, Yi-Shen Cheng, Soon-Jyh Chang
-
- A 2-GS/s 8b Flash-SAR Time-Interleaved ADC with Background Offset Calibration
- Yi-Shen Cheng, Huan-Jui Hu, Soon-Jyh Chang
-
- Reconstruction Strategy for Bandwidth-Interleaved Acquisition System with Overlapping Band
- Yu Zhao, Peng Ye, Kuojun Yang, Jie Meng, Jian Gao, Wentao Wei, Jinpeng Song, Yi Zhou
-
B5L-B SAR ADC I
-
- A 68µW 31 kS/s Fully-Capacitive Noise-Shaping SAR ADC with 102 dB SNDR
- Lieuwe Leene, Shiva Letchumanan, Timothy Constandinou
-
- A Low Voltage 10-Bit Non-Binary 2b/Cycle Time and Voltage Based SAR ADC
- Jian Luo, Jing Li, Ning Ning, Kejun Wu, Zhen Liu, Yang Liu, Qi Yu
-
- A 13-Bit 180-MS/s SAR ADC with Efficient Capacitor-Mismatch Estimation and Dither Enhancement
- Fan Ye, Shuai Li, Min Zhu, Zekan Ni, Junyan Ren
-
- Input Correlated Swap-Sampling Technique for Input Driver Power Reduction in a 12b 25MS/s SAR ADC
- Lai Wei, Xiang-Hui Pan, Chi-Hang Chan, Yan Zhu, Rui Martins
-
- A Small-Footprint Quasi-Passive 1st Order ΣΔ Modulator
- Gonçalo Rodrigues, Jorge Fernandes, Taimur Rabuske
-
B5L-C SPECIAL SESSION: Towards Large-Scale Quantum Computers
-
- Semiconductor Spin Qubits – a Scalable Platform for Quantum Computing?
- Hendrik Bluhm, Lars Schreiber
-
- Systems Engineering of Cryogenic CMOS Electronics for Scalable Quantum Computers
- Carsten Degenhardt, Anton Artanov, Lotte Geck, Christian Grewing, Andre Kruth, Dennis Nielinger, Patrick Vliex, Andre…
-
- Cryogenic Support Circuits and Systems for Silicon Quantum Computers
- Torsten Lehmann
-
- Quantum Accelerated Computer Architectures
- Leon Riesebos, Xiang Fu, Ahmed Moueddenne, Lingling Lao, Savvas Varsamopoulos, Imran Ashraf, Hans van Someren, Nader …
-
- Reducing the Overhead of Mapping Quantum Circuits to IBM Q System
- Atsushi Matsuo, Wakakii Hattori, Shigeru Yamashita
-
B5L-D CAS-T: SSA
B5L-E SPECIAL SESSION: Nonlinear, Self-Oscillatory, and Hybrid Circuits for Bio-Mimicking Neural Network
B5L-F Learning Based Video Coding
B5L-G Energy-Aware Computing & 3D ICs
-
- Fabrication Cost Analysis for Contactless 3-D Ics
- Ioannis Papistas, Vasilis Pavlidis, Dimitrios Velenis
-
- 3D-Stacked Integrated Circuits: How Fine Should System Partitioning Be?
- Quentin Delhaye, Dragomir Milojevic, Joel Goossens
-
- Power and Data Integrity in Monolithic 3D Integrated SIMON Core
- Ivan Miketic, Emre Salman
-
- Low Energy Heterogeneous Computing with Multiple RISC-V and CGRA Cores
- Luis Fiolhais, Fernando Gonçalves, Rui Duarte, Mario Véstias, José T. de Sousa
-
B5L-H NoCs & Low Power Circuits
-
- Signal Shaping at Interface of Wireless Power Harvesting and AC Computational Logic
- Yuanfei Huang, Tutu Wan, Emre Salman, Milutin Stanaćević
-
- Opportunistic Beamforming in Wireless Network-on-Chip
- Sergi Abadal, Adrián Marruedo, Antonio Franques, Hamidreza Taghvaee, Albert Cabellos-Aparicio, Jin Zhou, Josep Torre…
-
- Online Path-Based Test Method for Network-on-Chip
- Junkai Zhan, Letian Huang, Junshi Wang, Masoumeh Ebrahimi, Qiang Li
-
- An Improved Heuristic Function for A*-Based Path Search in Detailed Routing
- Stephano Gonçalves, Leomar Da Rosa Jr., Felipe Marques
-
- Reusing Leakage Current for Improved Energy Efficiency of Multi-Voltage Systems
- Md Shazzad Hossain, Ioannis Savidis
-
B5L-I Biomedical Circuits & Systems II
B5L-J Modeling & Simulation Methods for Nonlinear Circuits & Systems
-
- Towards Wave Digital Memcomputing with Physical Memristor Models
- Karlheinz Ochs, Enver Solan, Dennis Michaelis, Maximilian Herbrechter
-
- Behavioral Blocks Model for Complexity-Reduced Modeling of RF Power Amplifiers
- Tayeb Habib Chawki Bouazza, Smail Bachir, Claude Duvanaud
-
- Modeling Non-Idealities of Capacitive RF-DACs with a Switched State-Space Model
- Stefan Trampitsch, Michael Kalcher, Daniel Gruber, Michael Lunglmayr, Mario Huemer
-
- A Toolchain for Open-Loop Compensation of Hysteresis and Creep in Atomic Force Microscopes
- Alberto Oliveri, Roberto Raiteri, Matteo Lodi, Marco Storace
-
B5L-K Circuits & Systems for Energy Harvesting I
-
- Synthesis of Dual-Input Single-Output DC/DC Converters
- Hamzeh Aljarajreh, Dylan Dah-Chuan Lu, Chi Kong Tse
-
- REcache: Efficient Sustainable Energy Management Circuits and Policies for Computing Systems
- Longjun Liu, Hongbin Sun, Peng Gao, Nanning Zheng, Tao Li
-
- An Event Triggered-FOCV MPP Technique with Irradiance Change Detection Block for Next Generation EH-Converters
- Murali Krishna Rajendran, Priya V, Annam Abhilash, Gajendranath Chowdary, Ashudeb Dutta
-
B5L-L DSP Implementation
-
- Design of a Tunable Block Floating-Point Quantizer with Fractional Exponent
- Pei-Yun Tsai, Tien-I Yang, Ching-Horng Lee, Li-Mei Chen, Sz-Yuan Lee
-
- Digital Third-Order Nonlinearity Correction for Time-Interleaved A/D Converters with VCOs
- Takao Kihara, Keisuke Miyakoshi, Tsutomu Yoshimura
-
- Reduced-Complexity Depth Filtering and Occlusion Suppression Using Modulated-Sparse Light Fields
- Namalka Liyanage, Chamith Wijenayake, Chamira Edussooriya, Eliathambi Ambikairajah
-
B5L-M Neuromorphic Applications I
-
May 29th, 2019
09:50-11:20
C2L-A Oscillators I
-
- A 1.6MHz Swing-Boosted Relaxation Oscillator with ±0.15%/V 23.4ppm/°C Frequency Inaccuracy Using Voltage-to-Delay Feedback
- Wei Zhou, Wang Ling Goh, Yuan Gao
-
- A 25.6µW 8.97ps Period Jitter Phase-Locked Relaxation Oscillator with Sub-1µS Start-Up for Low-Power IoT
- Siva Govindan, Huan Hu, Chung-Ching Lin, Subhanshu Gupta
-
- Lyapunov Analysis of the Chaotic Colpitts Oscillator
- Ivana Vasiljević, Aleksandra Lekić, Dušan Stipanović
-
- Signal and Noise Power Spectra in Superregenerative Oscillators
- Jordi Bonet-Dalmau, Pere Palà-Schönwälder, F. Xavier Moncunill-Geniz, Francisco del Águila-López, Rosa Giralt-Ma…
-
C2L-BSAR ADC II
-
- A 12-Bit Synchronous-SAR ADC for IoT Applications
- Yung-Hui Chung, Min-Sheng Chiang
-
- An Energy-Efficient SAR ADC with Event-Triggered Error Correction
- Yi-Han Ou-Yang, Kea-Tiong Tang
-
- An Approach to Compensate for Capacitor Mismatches in SAR ADC Using Multiple Comparisons
- Jinkyu Park, Won Namgoong
-
- Double-Comparison Settling Error Correction Scheme for Binary Scaled SAR ADCs
- Ai He, Weixin Gai, Yufan Feng, Zhongzhu Pu, Xiao Xiang
-
C2L-CResistive Devices Based Computing-in-Memory
-
- Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on RRAM Based Processing-in-Memory Architecture
- Xiaochen Peng, Rui Liu, Shimeng Yu
-
- Multi-ReRAM Synapses for Artificial Neural Network Training
- Irem Boybat, Cecilia Giovinazzo, Elmira Shahrabi, Igor Krawczuk, Iason Giannopoulos, Christophe Piveteau, Manuel Le G…
-
- Spatially Efficient in-Memory Addition Through Destructive and Non-Destructive Operations
- Alvaro Velasquez, Benjamin Shaia
-
- A Digital in-Analogue Out Logic Gate Based on Metal-Oxide Memristor Devices
- Georgios Papandroulidakis, Loukas Michalas, Alexantrou Serb, Ali Khiat, Geoff Merrett, Themistoklis Prodromakis
-
- A Pragmatic Gaze on Stochastic Resonance Based Variability Tolerant Memristance Enhancement
- Vasileios Ntinas, Antonio Rubio, Georgios Sirakoulis, Sorin Cotofana
-
C2L-DCAS-T: VLSI2
-
- Chaotic Encryption for 10-Gb Ethernet Optical Links
- Adrián Pérez-Resa, Miguel García-Bosque, Carlos Sánchez-Azqueta, Santiago Celma
-
- Reliability and Energy Efficiency of the Tunneling Transistor Based 6T SRAM Cell in Sub-10nm Domain
- Mahmood Uddin Mohammed, Masud H Chowdhury
-
- A Voltage–Time Model for Memristive Devices
- Nicola Lupo, Edoardo Bonizzoni, Franco Maloberti, Eduardo Pérez, Christian Wenger
-
- Modeling and Evaluating the Gate Length Dependence of BTI
- Victor van Santen, Hussam Amrouch, Jörg Henkel
-
C2L-EMIMO & Sensor Communication Systems
-
- Given-Rotation-Based Generalized Eigenvalue Decomposition Processor for MU-MIMO Precoding
- Zao-Fu Yang, Jung-Chun Chi, Po-Wei Fu, Jenwei Liang, Chiao-En Chen, Yuan-Hao Huang
-
- Spectrum-Efficient Precoding Design for Full-Duplex MIMO Relay Systems
- Chun-Yang Chen, Wan-Jen Huang
-
- Hardware-Efficient and Low Sensing-Time VLSI-Architecture of MED Based Spectrum Sensor for Cognitive Radio
- Rohit B. Chaurasiya, Rahul Shrestha
-
C2L-FSensory Systems
-
- A Low Complexity Radioisotope Identification System Using an Integrated Multichannel Analyzer and Embedded Neural Network
- Samuel Murray, Joseph Schmitz, Sina Balkir, Michael Hoffman
-
- An Area-Efficient VCO-Based Hall Sensor Readout System for Autofocus Applications
- Pei-Hsuan Huang, Chih-Chan Tu, Tsung-Hsien Lin
-
- Passive Wireless Channel Estimation in RF Tag Network
- Yasha Karimi, Yuanfei Huang, Akshay Athalye, Samir Das, Petar Djurić, Milutin Stanaćević
-
- Homogeneity Enhancement of Current-to-Frequency-Converters Operated in Sensor Array Applications
- Simon Baumann, Timo Lausen, Roland Thewes
-
- A Digital Radio-Frequency Condenser Microphone with Amplitude Modulation
- Lars Urbansky, Udo Zölzer
-
C2L-GSensory Systems
-
- Low Swing - Low Frequency Rotary Traveling Wave Oscillators
- Ragh Kuttappa, Scott Lerner, Leo Filippini, Baris Taskin
-
- Comparison of RTL Conversion and GL Conversion from Synchronous Circuits to Asynchronous Circuits
- Shogo Semba, Hiroshi Saito
-
- A Prediction Model for Implementing DVS in Single-Rail Bundled-Data Handshake-Free Asynchronous Circuits
- Maryem Benyoussef, Claude Thibeault, Yvon Savaria
-
C2L-HPhysical Design for ASICs
-
- Analysis and Modeling of ASIC Area at Early-Stage Design for Standard Cell Library Selection
- Yang Wei Lim, Shaiful Jahari Hashim, Noor Ain Kamsani, Roslina Mohd Sidek, Fakhrul Zaman Rokhani
-
- More Effective Power Network Prototyping by Analytical and Centroid Learning
- Yu-Hsiang Chuang, Chang-Tzu Lin, Hung-Ming Chen, Chi-Han Lee, Ting-Sheng Chen
-
- Data Imbalance Handling Approaches for Accurate Statistical Modeling and Yield Analysis of Memory Designs
- Lama Shaer, Rouwaida Kanj, Rajiv Joshi
-
- Statistical Modeling of Read Static Noise Margin for 6-Transistor SRAM Cell
- Byeong-Jun Bang, Hyun-Jeong Kwon, Young Hwan Kim, Kyoungrok Cho, Hi-Seok Kim
-
C2L-ICircuits & Systems for Human Machine Interfaces
C2L-JSPECIAL SESSION: Network Science & Engineering for Complex Nonlinear Circuits & Systems II
-
- Machine Learning Techniques for Classifying Network Anomalies and Intrusions
- Abdul Rehman Aslam, Muhammad Awais Bin Altaf
-
- A Novel Propagation Model Coupling the Offline Network with Online Social Network Framework
- Qian Shao, Shiwen Sun, Chengyi Xia
-
- Robust Distributed Model Predictive Control Based Consensus of General Linear Multi-Agent Systems
- Jingyuan Zhan, Yangzhou Chen, Alexander Aleksandrov, Xiang Li
-
- Inferring Relationship Semantics in Social Networks with Dual-View Features Semi-Supervised Learning
- Wu-Jiu Sun, Xiaofan Liu
-
- A Comparative Study on Controllability Robustness of Complex Networks
- Guanrong Chen, Yang Lou, Lin Wang
-
C2L-KCircuits & Systems for Energy Harvesting II
-
- RF Rectifier Absolute Figure of Merit Based on Relative Comparison with Reference Rectifier
- Koji Kotani, Shota Inoue, Takao Komiyama, Yasunori Chonan, Hiroyuki Yamaguchi
-
- A Single Stage Boost Converter for Body Heat Energy Harvesting with Maximum Power Point Tracking and Output Voltage Regulation
- Quinn Brogan, Dong Sam Ha
-
- Series Synchronized Triple Bias-Flip (S-S3BF) Interface Circuit for Piezoelectric Energy Harvesting
- Kang Zhao, Junrui Liang, Haoyu Wang
-
- On-Chip Solar Cell and PMU on the Same Substrate with Cold Start-Up from nW and 80 dB of Input Power Range for Biomedical Applications
- Esteban Ferro, Paula López, Víctor Manuel Brea, Diego Cabello
-
- An Auto-Polarity Thermoelectric Energy Harvesting Interface Based on a Boost/Buck-Boost Converter
- Qin Kuai, Qiping Wan, Philip K. T. Mok
-
C2L-LImage Processing
-
- Global Template Projection and Matching Method for Training-Free Analysis of Delayered IC Images
- Deruo Cheng, Yiqiong Shi, Tong Lin, Bah Hwee Gwee, Kar-Ann Toh
-
- Graph-Based Salient Object Detection Using Background and Foreground Connectivity Cues
- Masoumeh Rezaei Abkenar, Hamidreza Sadreazami, M. Omair Ahmad
-
- Two-Dimensional Calibration for Fixed-Pattern Noise Reduction of Thermal Images
- Nan Chen, Jiqing Zhang, Shengyou Zhong, Wenbiao Mao, Douming Hu, Libin Yao
-
- Airlight Estimation Based on Distant Region Segmentation
- Yi Wang, Lap-Pui Chau, Xiaoxi Ma
-
C2L-MNeuromorphic Applications II
-
- A 15.2 Tops/W CNN Accelerator with Similar Feature Skipping for Face Recognition in Mobile Devices
- Sangyeob Kim, Juhyoung Lee, Sanghoon Kang, Jinsu Lee, Hoi-Jun Yoo
-
- An Ultra-Low-Power Analog-Digital Hybrid CNN Face Recognition Processor Integrated with a Cis for Always-on Mobile Devices
- Ji-Hoon Kim, Changhyeon Kim, Kwantae Kim, Hoi-Jun Yoo
-
- Interleaved Incremental/Decremental Support Vector Machine for Embedded System
- Jeevan Sirkunan, Nasir Shaikh-Husin, Muhammad Nadzir Marsono
-
13:00-14:30
C4L-AOscillators II
-
- A 0.02 ppb/Step Wide Range DCXO Based on Time-Average-Frequency: Demonstration on FPGA
- Liming Xiu, Xiangye Wei
-
- Low-Power and Low-Phase-Noise Gm-Enhanced Current-Reuse Differential Colpitts VCO
- Yu-Chieh Huang, Sheng-Kai Chang, Kuang-Wei Cheng
-
- Static Phase Offset Reduction Technique for Delay Locked Loops
- Chithra Chithra, Nagendra Krishnapura
-
C4L-BSensor Interface
-
- Design of a Precision, Self-Powered Time-Keeping Device Using Coupled Fowler-Nordheim Tunneling
- Oindrila Chatterjee, Liang Zhou, Shantanu Chakrabartty
-
- A Self-Reset Transconductance Integrating Leakage Latch (STILL) for Ultra-Low Power Sensor Interfacing
- Troy Bryant, Taewook Kim, Nima Maghari
-
- Fully Integrated Tunable Wideband True Time Delay for Wireless Sensor Networks
- Carlos Antonio Mendes Da Costa Junior, Chu Wang, Kuangyuan Ying, Zhe Chen, Miguel Dhaens, Hao Gao, Peter Baltus
-
- An Energy-Efficient Multi-Sensor Compressed Sensing System Employing Time-Mode Signal Processing Techniques
- Omer Can Akgun, Mauro Mangia, Fabio Pareschi, Riccardo Rovatti, Gianluca Setti, Wouter A. Serdijn
-
- An Interference-Resilient 31x 15 Touch-Screen Panel Read-Out IC Based on Chirp Spread Spectrum and Pseudo Random Orthogonal Sequences
- Seunghoon Ko, Byungduk Yang
-
C4L-CSPECIAL SESSION: Novel Data Sensing, Storage, and Computing Paradigms within a Common Medium II
-
- Delta-Sigma Modulation Neurons for High-Precision Training of Memristive Synapses in Deep Neural Networks
- Loai Danial, Sidharth Thomas, Shahar Kvatinsky
-
- Wave Computing with Passive Memristive Networks
- Iosif-Angelos Fyrigos, Vasileios Ntinas, Georgios Sirakoulis, Andrew Adamatzky, Victor Erokhin, Antonio Rubio
-
- A Current Attenuator for Efficient Memristive Crossbars Read-Out
- Charanraj Mohan, José M. de la Rosa, Elisa Vianello, Luca Perniola, Carlo Reita, Bernabe Linares-Barranco, Teresa Se…
-
- Memristive Device Modeling and Circuit Design Exploration for Computation-in-Memory
- Anne Siemon, Dirk Wouters, Said Hamdioui, Stephan Menzel
-
C4L-DCAS-T: CPS
-
- Signal Encoding and Processing in Continuous Time Using a Cascade of Digital Delays
- Sharvil Patil, Suhas Gundu Rao, Yu Chen, Yannis Tsividis
-
- An Adaptive Averaging Low Noise Front-End for Central and Peripheral Nerve Recording
- Byunghun Lee, Maysam Ghovanloo
-
- Supply-Doubled Pulse-Shaping High Voltage Pulser for CMUT Arrays
- Gwangrok Jung, Coskun Tekes, Amirabbas Pirouz, F. Levent Degertekin, Maysam Ghovanloo
-
C4L-ELate Breaking News for Analog Circuits
-
- A 15-GHz, 18-mW, 213-fsrms Injection-Locked PLL with Maximum Injection Strength Using Adjustment of Phase Domain
- Min-Seong Choo, Yeonggeun Song, Sung-Yong Cho, Han-Gon Ko, Kwanseo Park, Deog-Kyoon Jeong
-
- AM-DCGAN: Analog Memristive Hardware Accelerator for Deep Convolutional Generative Adversarial Networks
- Olga Krestinskaya, Bhaskar Choubey, Alex James
-
C4L-FMultimedia Hardware, Software, and Network Architectures
-
- High-Throughput Multifilter Interpolation Architecture for AV1 Motion Compensation
- Robson Domanski, Jones Goebel, Wagner Penny, Marcelo Porto, Daniel Palomino, Bruno Zatt, Luciano Agostini
-
- A New Compressed Sensing Based Terminal-to-Cloud Video Transmission System
- Shuai Zheng, Xiao-Ping Zhang, Jian Chen, Yonghong Kuo
-
- A Hardware-Efficient Post-Processing Algorithm for Motion Compensated Frame Rate Up-Conversion
- Hang Wang, Tiancheng Wang, Yunqi Mi, Hongbin Sun, Nanning Zheng
-
- Single and Sequential Viewports Prediction for 360-Degree Video Streaming
- Qin Yang, Junni Zou, Kexin Tang, Chenglin Li, Hongkai Xiong
-
C4L-GHardware Security I
-
- Increasing the SAT Attack Resiliency of in-Cone Logic Locking
- Kyle Juretus, Ioannis Savidis
-
- A Highly Reliable Physical Unclonable Function Based on 2T Voltage Reference and Diode-Clamped Comparator
- Qiang Zhao, Xiaojin Zhao, Yuan Cao
-
- Differential Power Analysis Immune Design of FinFET Based Novel Differential Logic Gate
- Harjap Saini, Anu Gupta
-
- Combined Distinguishers to Enhance the Accuracy and Success of Side Channel Analysis
- Ali Vosoughi, Selcuk Köse
-
C4L-HLate Breaking News for VLSI Circuits I
-
- Memory-Contention Aware Warp Scheduler for Computing GPU
- Chien-Ming Chiu, Kuan-Chung Chen, Jhi-Han Jheng, Kuan-Lin Huang, Tsung-Han Tsou, Juin-Ming Lu, Chung-Ho Chen
-
- CrossStack: a 2.5-D Reconfigurable ReRAM Crossbar Inference Engine
- Jason Eshraghian, Jaehum Lee, Seungbum Baek, Omid Kavehei, Nuwan Ganganath, Wen Lei, Herbert Iu, Doo-Seok Jeong, Kyou…
-
- A Low Complexity High Efficient EEG Processing Core with Approximate Multipliers and Custom Logic
- Weiwei Shi, Zhiyong Chen, Junwei Yang, Yang Hong, Mengtao Ye
-
C4L-IIntegrated Biomedical Systems, BioMEMS, and Bio-Sensors/Actuators
-
- A 340nW/Channel Neural Recording Analog Front-End Using Replica-Biasing LNAs to Tolerate 200mVpp Interfere from 350mV Power Supply
- Liangjian Lyu, Dawei Ye, C.-J. Richard Shi
-
- Charge Balance Circuit for Constant Current Neural Stimulation with Less Than 8 nC Residual Charge
- Halil Andac Yiğit, Hasan Uluşan, Salar Chamanian, Haluk Külah
-
- System on Chip for Closed Loop Neuromodulation Based on Dual Mode Biosignals
- Khalid B. Mirza, Nishanth Kulasekeram, Yan Liu, Konstantin Nikolic, Christofer Toumazou
-
- An Ultrasonically Powered Optogenetic Microstimulators with Power-Efficient Active Rectifier and Charge Reuse Capability
- Amin Rashidi, Kjeld Laursen, Seyedsina Hosseini, Farshad Moradi
-
C4L-JSPECIAL SESSION: Reliability of Complex & Nonlinear Networked Systems: Analysis, Design & Control II
C4L-KSPECIAL SESSION: Reliability of Complex & Nonlinear Networked Systems: Analysis, Design & Control II
-
- Mitigating the Problem of Inrush Current in a Digital Sliding Mode Controlled Boost Converter Taking Into Account Load and Inductor Nonlinearities and Propagation Delay in the Feedback Loop
- Abdelali El Aroudi, Blanca-Areli Martinez-Treviño, Enric Vidal-Idiarte, Luis Martinez-Salamero
-
- Analyzing Cooperation Dynamics of Group Interaction on Two Kinds of Scale-Free Networksy
- Amin Rashidi, Kjeld Laursen, Seyedsina Hosseini, Farshad Moradi
-
C4L-LInvited Session on Circuits & Systems for Autonomous Driving & Vehicle Active Safety II
-
- Vehicle Lateral Stability Controller Design for Critical Running Conditions Using NMPC Based on Vehicle Dynamics
- Yangyang Guo, Hongyan Guo, Zhenyu Yin, Maoyuan Cui, Hong Chen
-
- The Architecture of the Intended Safety System for Intelligent Driving
- Xinyu Zhang, Mo Zhou, Wenbo Shao, Tao Luo, Jun Li
-
- Practical Static Output Feedback Control Methods for Constrained Piecewise Affine Systems: an Application in
- Jian Wu, Hongliang Zhou, Zhiyuan Liu
-
C4L-MNeuromorphic Circuits & Systems I
-
- A 65-nm 738k-Synapse/mm² Quad-Core Binary-Weight Digital Neuromorphic Processor with Stochastic Spike-Driven Online Learning
- Charlotte Frenkel, Jean-Didier Legat, David Bol
-
- Velocity-Controlled Oscillators for Hippocampal Navigation on Spiking Neuromorphic Hardware
- Adam Cellon, Adebayo Eisape II, Masanori Furuta, Ralph Etienne-Cummings
-
- A Neuromorphic Computational Primitive for Robust Context-Dependent Decision Making and Context-Dependent Stochastic Computation
- Dongchen Liang, Giacomo Indiveri
-
- Dynamic Systems Approach to Improve the Design of a Phenomenological Analog Neuron Circuit
- Hongzhi You
-
14:50-16:20
C5L-AOversampling ADC I
-
- Bulk-Input VCO-Based Sigma-Delta ADCs with Enhanced Linearity in 28-nm FD-SOI CMOS
- Javad Ahmadi-Farsani, José M. de la Rosa
-
- Incremental Sturdy-MASH Sigma-Delta Modulator with Reduced Sensitivity to DAC Mismatch
- Mohamed A. Mokhtar, Patrick Vogelmann, Johannes Wagner, Maurits Ortmanns
-
- Finite Gain-Bandwidth of Q Enhancement in Bandpass CT ΣΔ Modulator and Compensation
- Jiazuo Chi, Holger Mandry, Maurits Ortmanns
-
- Simultaneous STF and NTF Estimation in CTΔΣ Modulators with ARMA-Model
- Hang Hu, Calvin Yoji Lee, Ahmed Elshater, Zhiyuan Dai, Fan Ye, Un-Ku Moon
-
C5L-BSpecial Analog Techniques
-
- A Current-Mode Floating-Bridge Technique for Closed-Loop ΣΔ Readout of Wheatstone Bridge
- Johan Raman, Pieter Rombouts
-
- Cascoded Ring Amplifiers for High Speed and High Accuracy Settling
- Calvin Yoji Lee, Praveen Kumar Venkatachala, Ahmed ElShater, Bohui Xiao, Hang Hu, Un-Ku Moon
-
- 2.5GS/s, 8-9 ENOB, 8-12.7 fJ/Conversion Differential T/H Amplifier for Gigabit Radio
- Solomon Serunjogi, Mustapha Ademola, Dan Cracan, Mihai Sanduleanu
-
C5L-CSpintronic-Based Technology
-
- PMTJ Temperature Sensor Utilizing VCMA
- Abdelrahman Qoutb, Eby Friedman
-
- Magnetic Skyrmion-Based Neural Recording System Design for Brain Machine Interface
- Biao Pan, Kang Wang, Xing Chen, Jinyu Bai, Jianlei Yang, Sai Li, Youguang Zhang, Weisheng Zhao
-
- Modulation and Demodulation of Digital Frequency Shift Keying System Based on Spin Torque Nano
- Lang Zeng, Zuodong Zhang, Haoxuan Chen, Tianqi Gao, Deming Zhang, Mingzhi Long, Youguang Zhang, Weisheng Zhao
-
- ESD Protection Design of High-Linearity SPDT CMOS T/R Switch for Cellular Applications
- Tao-Yi Hung, Ming-Dou Ker
-
- SR-WTA: Skyrmion Racing Winner-Takes-All Module for Spiking Neural Computing
- Biao Pan, Kang Wang, Xing Chen, Jinyu Bai, Jianlei Yang, Youguang Zhang, Weisheng Zhao
-
C5L-DCAS-T: ESS2 2
-
- Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation
- Fabio Frustaci, Pasquale Corsonello, Stefania Perri, Massimo Alioto
-
- A Robust Digital RRAM-Based Convolutional Block for Low-Power Image Processing and Learning
- Edouard Giacomin, Pierre-Emmanuel Gaillardon, Tzofnat Greenberg Toledo, Shahar Kvatinsky
-
- Addressing Failure and Aging Degradation in MRAM/MeRAM-on-FDSOI Integration
- Hao Cai, Xinning Liu, Weiwei Shan, Jun Yang, You Wang, Weisheng Zhao
-
- A 0.086-mm² 12.7-pJ/SOP 64k-Synapse 256-Neuron Online-Learning Digital Spiking Neuromorphic
- Charlotte Frenkel, Martin Lefebvre, Jean-Didier Legat, David Bol
-
C5L-EInvited Session on Intelligent Sensing & Interaction
-
- Positioning-Aided Scheme for Image Sensor Communication Using Single-View Geometry
- Zhengqiang Tang, Di He, Shintaro Arai, Danping Zou
-
- The Research of Stance-Phase Detection to Improve ZUPT-Aided Pedestrian Navigation System
- Mingkun Yang, Jianbo Liang, Zhuoling Xiao, Bo Yan, Liang Zhou, Shuisheng Lin, Xinchun Liu
-
- Stable and Fair Quantized Notification for 5G Mobile Network
- Yu Sun, Lingge Jiang, Chen He, Di He, Ping Li
-
- A System Integrating Speech Interaction and Vision Sensing Applying in Smart Home Scenario
- Junyu Dai, Jiuchao Qian, Zheng Tao, Junhong Chen, Xiaoguang Zhu, Huaqing Shao, Zheng Gong, Peilin Liu
-
C5L-FVideo/Image Quality Assessment
-
- Spatial-Temporal Visual Attention Model for Video Quality Assessment
- Wei-Juen Suen, Hsin-Hua Liu, Soo-Chang Pei, Kuan-Hsien Liu, Tsung-Jung Liu
-
- Learning Based Hybrid No-Reference Video Quality Assessment of Compressed Videos
- Yasamin Fazliani, Ernesto Andrade, Shahram Shirani
-
- MC360IQA: the Multi-Channel CNN for Blind 360-Degree Image Quality Assessment
- Wei Sun, Ke Gu, Weike Luo, Xiongkuo Min, Guangtao Zhai, Siwei Ma, Xiaokang Yang
-
C5L-GHardware Security II
-
- Mesh Based Obfuscation of Analog Circuit Properties
- Vaibhav Venugopal Rao, Ioannis Savidis
-
- High-Speed True Random Number Generator Based on Differential Current Starved Ring
- Kai Wang, Yuan Cao, Chip Hong Chang, Xiaoli Ji
-
- A Design and Implementation of Montgomery Modular Multiplier
- Ruirui Liu, Shuguo Li
-
- Light-Weight Cipher Based on Hybrid CMOS/STT-MRAM : Power/Area Analysis
- Mounia Kharbouche-Harrari, Gregory Di Pendina, Romain Wacquez, Bernard Dieny, Driss
-
C5L-HProgrammable & Reconfigurable Architectures
C5L-ILab-on-CMOS & Lab-on-Chip Systems
-
- System on a Chip for Automated Cell Assays Using a Lab-on-CMOS Platform
- Bathiya Senevirathna, Sheung Lu, Nathan Renegar, Marc Dandin, Elisabeth Smela, Pamela Abshire
-
- A Neuron-Based ISFET Array Architecture with Spatial Sensor Compensation
- Prateek Tripathi, Nicolas Moser, Pantelis Georgiou
-
- Current-Mode ISFET Array with Row-Parallel ADCs for Ultra-High Speed Ion Imaging
- Junming Zeng, Pantelis Georgiou
-
- A Low-Power Voltage-Clamped CMOS pH to Frequency Sensor
- Shaghayegh Aslanzadeh, Ava Hedayatipour, Shahram Hatefi Hesari, Nicole McFarlane
-
C5L-JNonlinear Circuits & Systems For AI, IoT, and Big Data Processing
C5L-KIntegrated Power Circuits & Charge Pumps I
C5L-LSparse Signal Processing
-
- Sparse FIR Filter Design Based on Cascaded Compensation Structure
- Wangqian Chen, Mo Huang, Xin Lou
-
- Dual Graph Regularized Sparse Nonnegative Matrix Factorization for Data Representation
- Siyuan Peng, Wee Ser, Zhiping Lin, Badong Chen
-
- Low-Complexity Wideband Transmit Array Using Variable-Precision 2-D Sparse FIR Digital Filters
- Chamira Edussooriya, Chamith Wijenayake, Sravan Pulipati, Arjuna Madanayake, Leonard Bruton
-
- Optimum 2D Sparse Array and its Interpolation via Nuclear Norm Minimization
- Shogo Nakamura, Sho Iwazaki, Koichi Ichige
-
C5L-MNeuromorphic Circuits & Systems II
-
- Systolic Building Block for Logic-on-Logic 3D-IC Implementations of Convolutional Neural Networks
- Ht Kung, Bradley McDanel, Sai Zhang, Ct Wang, Jin Cai, Cy Chen, Victor Chang, Mf Chen, Jack Sun, Douglas Yu
-
- An Energy-Efficient Classifier via Boosted Spin Channel Networks
- Ameya Patil, Sasikanth Manipatruni, Dmitri Nikonov, Ian Young, Naresh Shanbhag
-
- Hybrid CMOS-RRAM Neurons with Intrinsic Plasticity
- Thomas Dalgaty, Melika Payvand, Barbara De Salvo, Jerome Casas, Giusy Lama, Etienne Nowak, Giacomo Indiveri, Elisa Vi…
-
- A Solution to Optimize Multi-Operand Adders in CNN Architecture on FPGA
- Fasih Ud Din Farrukh, Tuo Xie, Chun Zhang, Zhihua Wang
-
16:40-18:10
C6L-AOversampling ADC II
-
- A 3rd Order Time Domain Delta Sigma Modulator with Extended-Phase Detection
- Lieuwe Leene, Timothy Constandinou
-
- Continuous-Time Delta-Sigma Modulator with Time Domain Noise Coupling
- Changsok Han, Nima Maghari
-
- Degradation of Alias Rejection in Continuous-Time Bandpass Delta-Sigma Converters Due to Weak Loop Filter Nonlinearities
- Saravana Manivannan, Shanthi Pavan
-
- Gm-Free Assisted Opamp Technique for Continuous Time Delta-Sigma Modulators
- Ahmed ElShater, Calvin Yoji Lee, Praveen Kumar Venkatachala, Mohamed Dessouky, Un-Ku Moon
-
C6L-BTime Converters & LDO Reference
-
- A Reconfigurable DLL-Based Digital-to-Time Converter Using Charge Pump Current Interpolation and Digital Predistortion Linearization
- Ahmed Elian, Ibrahim Elfadel, Ayman Shabra
-
- VCO-ADCs with a Quadrature Band-Pass Noise-Transfer-Function
- Eric Gutierrez, Leidy Mabel Alvero-Gonzalez, Luis Hernandez, Pieter Rombouts
-
- Transfer Function Analysis of the Power Supply Rejection Ratio of Capacitor-Less LDOs
- Feng Chen, Yasu Lu, Philip K. T. Mok
-
C6L-CSPECIAL SESSION: Passive-Inspired Millimeter-Wave Integrated Circuit Designs
-
- Electromagnetic Simulation Modeling of CMOS Chip in Millimeter-Wave Band
- Takuichi Hirano
-
- Wideband Power-Line Decoupling Technique for Millimeter-Wave CMOS Integrated Circuits
- Shuhei Amakawa, Minoru Fujishima
-
- Design of Ultra-Wideband on-Chip Millimter-Wave Bandpass Filter in 0.13-µm (Bi)-CMOS Technology
- Feng Sun, He Zhu, Xi Zhu, Yang Yang, Yichuang Sun, Quan Xue
-
C6L-DCAS-T: AIB2
-
- A Scalable ISFET Sensing and Memory Array with Sensor Auto-Calibration for on-Chip Real-Time DNA Detection
- Nicolas Moser, Jesus Rodriguez-Manzano, Tor Sverre Lande, Pantelis Georgiou
-
- Supporting the Momentum Training Algorithm Using a Memristor-Based Synapse
- Tzofnat Greenberg-Toledo, Roee Mazor, Shahar Kvatinsky, Ameer Haj-Ali
-
- Neuromorphic LIF Row-by-Row Multi-Convolution Processor for FPGA
- Ricardo Tapiador-Morales, Alejandro Linares-Barranco, Angel Jimenez-Fernandez, Gabriel Jimenez-Moreno
-
- Efficient FPGA Implementations of Pair and Triplet-Based STDP for Neuromorphic Architectures
- Corey Lammie, Tara Hamilton, André van Schaik, Mostafa Rahimi Azghadi
-
C6L-EWireline & Optical Communications
-
- An 8-12GHz 0.92° Phase Error Quadrature Clock Generator Based on Two-Stage Poly Phase Filter with Intermediate Point Compensation
- Xiao Xiang, Weixin Gai, Linqi Shi, Ai He, Kai Sheng
-
- A Novel Loop Gain Adaptation Method for Digital CDRs Based on the Cross-Correlation Function
- Javier Ardila, Elkim Roa
-
- Photo-Luminescence Modulation Circuits for Solar Cell Based Optical Communications
- Walter Leon-Salas, Xiaozhe Fan
-
- A High Bandwidth Modified Regulated Cascode TIA for High Capacitance Photodiodes in VLC
- Amany Kassem, Izzat Darwazeh
-
C6L-FWireline & Optical Communications
C6L-GHardware Security with PUFs
-
- A Low Power Current Mode PUF Based on Winner-Take-All Scheme
- Wenhan Zheng, Xiaofang Pan, Xiaojin Zhao
-
- An SRAM PUF with 2 Independent Bits/Cell in 65nm
- Yizhak Shifman, Avi Miller, Yoav Weizman, Alexander Fish, Joseph Shor
-
- A Sequence-Dependent Configurable PUF Based on 6T SRAM for Enhanced Challenge Response Space
- Lu Lu, Tony Kim
-
- Multi-Incentive Delay-Based (MID) PUF
- Zhengran Zhang, Chongyan Gu, Yijun Cui, Chuan Zhang, Maire O'Neill, Weiqiang Liu
-
- A Reliable Physical Unclonable Function Based on Differential Charging Capacitors
- Hang Yuan, Wei Guo, Chip Hong Chang, Yuan Cao, Shaojun Wei, Shouyi Yin, Chenchen Deng, Leibo Liu, Wei Ge, Fan Zhang
-
C6L-HLate Breaking News for VLSI Circuits II
-
- Design of Non-Precharging 8T SRAM with Disturb-Free Read Operation
- Mahmood Uddin Mohammed, Masud Chowdhury
-
- Design of CNTFET and Memristor Based Unbalanced Ternary Logic Gates
- Mahmood Uddin Mohammed, Rakesh Vijjapuram, Masud Chowdhury
-
- A 0.45 pJ/b, 6.4 Gb/s Forwarded-Clock Receiver with a Delay Locked Loop-Based Self-Tracking Loop for Unmatched Memory Interfaces
- Soyeong Shin, Han-Gon Ko, Chan-Ho Kye, Sang-Yoon Lee, Jaekwang Yun, Hae-Kang Jung, Doobock Lee, Suhwan Kim, Deog-Kyoo…
-
- A Highly Synthesizable 0.5-to-1.0-V Digital Low-Dropout Regulator with Adaptive Clocking and Incremental Regulation Scheme in 28-nm CMOS
- Jonghyun Oh, Jun-Eun Park, Deog-Kyoon Jeong
-
C6L-IWearable Sensors, Circuits and Systems
-
- A Single LED Photoplethysmography-Based Noninvasive Glucose Monitoring Prototype System
- Aminah Hina, Hamza Nadeem, Wala Saadeh
-
- Wearable Glasses for Retinal Pigmentiosa Based on Optogenetics
- Ahmed Soltan, Pleun Maaskant, Niall Armstrong, Walid Al-Atabany, Lionel Chaudet, Mark Neil, Patrick Degenaar
-
- Monitoring System for Kinetic Energy Harvesting in a Mobile Platform
- Jose Manjarrés, Karim Dasuki, Hemel Parody, Omar Gomez, Mauricio Pardo
-
- A 65-nm CMOS 1.4-nW Self-Controlled Dual-Oscillator-Based Supply Voltage Monitor for Biofuel-Cell-Combined Biosensing Systems
- Atsuki Kobayashi, Kenya Hayashi, Shigeki Arata, Shunya Murakami, Ge Xu, Kiichi Niitsu
-
C6L-KIntegrated Power Circuits & Charge Pumps II
-
- A Fast-Transient-Response Fully-Integrated Digital LDO with Adaptive Current Step Size Control
- Guigang Cai, Chenchang Zhan, Yan Lu
-
- A 1.5A 88.6% Li-Ion Battery Charger Design Using Pulse Swallow Technique in Light Load
- Chua-Chin Wang, Guan-Xian Liu
-
- High Efficiency Buck Converter with Wide Load Current Range Using Dual-Mode of PWM and PSM
- Tzung-Je Lee, Chia-Hsin Hsu, Chua-Chin Wang
-
- Fast-Transient DC-DC Converter Using an Amplitude-Limited Error Amplifier with a Rapid Error-Signal Control
- Yanhan Zeng, Hong-Zhou Tan
-
C6L-MIntegrated Power Circuits & Charge Pumps II
-
- A Feasible FPGA Weightless Neural Accelerator
- Victor C. Ferreira, Alexandre S. Nery, Leandro A. J. Marzulo, Leandro Santiago, Diego Souza, Brunno F. Goldstein, Fel…
-
- A 20 TOp/s/W Binary Neural Network Accelerator
- Xinming Huang, Yuteng Zhou
-
- Long-Short Term Memory Neural Network Stability and Stabilization Using Linear Matrix Inequalities
- Shankar Deka, Dušan Stipanović, Boris Murmann, Claire Tomlin
-
-
Keynote
May 27th, 2019
May 28th, 2019
May 29th, 2019
-
Tutorial
Full-day
Tutorial 1
-
- Internet of Medical Things: From Biomedical Circuits and Systems to Healthcare Engineering
- Jinhong Guo, Benoit Gosselin, Hao Yu
- Tutorial 1_1, Tutorial 1_2, Tutorial 1_3
-
Tutorial 2
-
- Energy-Efficient AI: System Architectures and Computational Models Based on CMOS and Beyond-CMOS Devices
- Keshab K. Parhi, Bo Yuan, Naresh R. Shanbhag, Abu Sebastian, Bipin Rajendran
- Tutorial 2_1, Tutorial 2_2, Tutorial 2_3, Tutorial 2_4, Tutorial 2_5
-
Tutorial 3
-
- Introduction to Adaptive Wireless Circuits and Systems
- Mohammad Abu Khater, Yu-Chen Wu
- Tutorial 3_1, Tutorial 3_2, Tutorial 3_3, Tutorial 3_4
-
Tutorial 4
-
- Memristive Devices: From Device Physics to Memristive Circuits
- Stephan Menzel
- Tutorial 4_1, Tutorial 4_2, Tutorial 4_3, Tutorial 4_4, Tutorial 4_5
-
Half-day
Tutorial 5
-
- Wireless Power Transfer: From Implantable Devices to Electric Vehicles
- Chunting Chris Mi, Maysam Ghovanloo
- Tutorial 5_1, Tutorial 5_2, Tutorial 5_3
-
Tutorial 7
-
- Hardware Security in Energy-Constrained Silicon Chips – from Principles to State of the Art
- Massimo Alioto
- Tutorial 7_1, Tutorial 7_2
-
Tutorial 9
-
- Passive Localization and Tracking for Internet of Things
- Xiao-Ping Zhang, Ji-An Luo
- Tutorial 9_1, Tutorial 9_2
-
Tutorial 10
-
- Electronic Circuits for Smart Grids Supplied by Renewable Energy Sources
- Adrian Ioinovici
- Tutorial 10_1, Tutorial 10_2
-
Tutorial 11
-
- Reliability and Functional Safety for Smart Automotive Systems
- Riccardo Mariani, Ritu Sethi
- Tutorial 11_1, Tutorial 11_2
-
Tutorial 12
Tutorial 13
-
- Following the 3D Integration Path
- Malgorzata Chrzanowska-Jeske
-
Tutorial 14
-
- Machine & Deep Learning for Edge-Cloud Computing Systems
- Baoxin Li, Fengbo Ren
- Tutorial 14_1, Tutorial 14_2
-
-
Mini Tutorial
May 27th, 2019
May 28th, 2019
May 29th, 2019
C2L-N
C4L-N
-
- Deep/Binarized NNs Learning on FPGAs/ASICs: Current Efforts
- Osman Elgawi
-
C5L-N
-
- Healthcare Monitoring Using Wireless Sensor Networks: A Comprehensive Study
- Suraiya Tarannum
-